GEZEL is a language and open environment for exploration, simulation, and implementation of cycle-true hardware models. The models can be simulated stand-alone, or cosimulated with one of the supported instruction set simulators. GEZEL models can be automatically translated into VHDL for hardware synthesis targeting FPGA or ASIC.
